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Abstract. We present a structure and a fabrication method for superconducting
tunnel junctions down to the dimensions of 200 nm using i-line UV lithography. The
key element is a side-wall-passivating spacer structure (SWAPS) which is shaped for
smooth crossline contacting and low parasitic capacitance. The SWAPS structure
enables formation of junctions with dimensions at or below the lithography-limited
linewidth. An additional benefit is avoiding the excessive use of amorphous dielectric
materials which is favorable in sub-Kelvin microwave applications often plagued by
nonlinear and lossy dielectrics. We apply the structure to niobium trilayer junctions,
and provide characterization results yielding evidence on wafer-scale scalability, and
critical current density tuning in the range of 0.1 – 3.0 kA/cm2. We discuss the
applicability of the junction process in the context of different applications, such as,
SQUID magnetometers and Josephson parametric amplifiers.
1. Introduction
Superconducting tunnel junctions form the basis of many applications in the field of
low-temperature sensors and electronics. A multitude of different process versions has
been introduced in the past decades optimized for different applications [1, 2, 3, 4]. The
starting point of this work is our established fabrication line based on niobium trilayer
junctions [5, 6] that has been extensively utilized in different applications and academic
explorations such as biomagnetism [7], astronomical imaging applications [8], Josephson
microwave amplifiers [9], and demonstrators of parametric quantum effects [10], to
mention a few. In this paper we present a modified scheme for junction patterning
based on a smooth side-wall-passivating spacer structure (SWAPS) enabling an accurate
definition of the junction by a self-aligned cross-type structure. Similar spacers have
been previously used in other applications [11]. To our knowledge such spacers have
not been used in the context of superconducting junctions while we have used a
similar technique to assist step-coverage in superconductive cross-overs [6] (marked
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proprietary). Cross-type superconducting junctions have been previously introduced by
others [3, 12, 13]: a common aspect is that such processes enable, for a given lithography
resolution, minimal junction size and very small parasitic capacitance. For our process,
we present characterization data verifying that junctions with dimensions down to 0.2
µm × 0.2 µm can be reliably produced with the process based on 150 mm wafers and
UV optical lithography.
In addition to minimizing the junction size and parasitic capacitance, our approach
aims at solving another issue of significance especially in sub-Kelvin applications
utilizing microwave-resonant structures. It is a well-known feature of common
amorphous dielectric materials that they possess excess microwave loss as well as power
and temperature nonlinearity attributed to the two-level states (TLSs) present in the
material [14]. This is typically considered in the context of decoherence mechanisms
in quantum bits. We have found that the effects are also harmful within Josephson
parametric amplifiers (JPAs), especially thanks to the temperature dependence of the
real part of the dielectric constant [9]. These problems are not strictly due to the
capacitances of the junctions themselves, but relate to the parasitic effect caused by the
dielectric material that overall couples to the microwave resonant features of the device.
For this reason, in our junction definition scheme unlike in cross-layer processes based
on planarization, the dielectric materials are removed from the device area excluding
the junction sidewall itself.
2. Fabrication techniques and samples
The process steps are illustrated in Fig. 1, and scanning electron micrographs of cross
sections of selected intermediate and finished spacer structures are shown in Fig. 2. The
basis of the structure is the trilayer (Fig. 1(a)) that is formed in a standard fashion
by sputtering the base Nb layer, and on top of that a thin (∼10 nm) Al layer [16].
Aluminium surface is then oxidized by letting oxygen into the chamber. The tunnel
resistance/critical current density is determined by the oxygen exposure [19, 20]. The
counter electrode Nb is sputtered on top of AlOx. This is all done in situ without
breaking the vacuum. The thicknesses of both base and counter Nb electrodes are
100 nm. The trilayer is patterned by i-line UV projection lithography with nominal
linewidth resolution of 350 nm, and plasma etched to form a strip (Fig. 1(b)). The
etch is performed in one etching sequence containing three sequential steps removing
the counter electrode, the Al/AlOx layer, and the base electrode, respectively. For the
Nb layers the reactive plasma is a mixture of Cl2, CF4 and Ar. For Al/AlOx removal the
plasma contains BCl3, Cl2 and Ar. A layer of plasma enhanced chemical vapor deposited
(PECVD) SiO2 is grown in a parallel electrode reactor (PECVD Oxford Plasmalab 100)
to a thickness of the step height in a standard way from SiH4 and N2O (Fig. 1(c))[17].
Figure 2(a) illustrates the realized step coverage with some cusping [11] present at the
corner. The spacer structure (Fig. 1(d)) is formed when performing anistropic plasma
back etching of the PECVD SiO2 layer. Anisotropy is achieved with CHF3 in the plasma
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Figure 1. Illustration of the main process steps in the junction formation. (a) Trilayer
deposited and oxidized. (b) Trilayer patterned. (c) Spacer material (PECVD SiO2)
deposited. (d) Spacer formed after blanko SiO2 etch. (e,f) Wiring layer deposited and
patterned. The view in (f) is 90 degrees rotated. (g) Top view of the final junction
structure. The junction is formed at the area of the crossing.
which produces a polymer that passivates the side wall during etching [18]. The realized
spacer structure is shown in Fig. 2(b). This etch step could be replaced with techiques
such as chemical-mechanical planarization [15], or liftoff-based planarization [3], the
drawback of which as compared to SWAPS is that the dielectrics are left essentially
everywhere in the device area. Finally, the wiring Nb layer is deposited on top, patterned
by projection lithography, and plasma etched to strip geometry (Fig. 1(e,f)). The top
view of the cross junction is shown in Fig. 1(g). A scanning electron micrograph of a
realized junction stack is shown in Fig. 2(c).
We note that on top of the junction scheme described above we have up to
date developed process versions for two applications, namely SQUID magnetometers
and Josephson parametric amplifiers. The versions differ from each other in terms
of substrate quality (thermally oxidized/non-oxidized, respectively), and in terms of
additional layers for superconducting crossings, flux input coupling, and resistive shunts.
While the main emphasis here is to verify the functionality of the junction process, the
data shown below are from three different wafers fabricated either just for junction
testing (wafer A) or for SQUID magnetometry (wafers B and C). For wafers B and C
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Figure 2. Scanning electron micrographs of SWAPS process test structures: a) A
test structure with PECVD SiO2 deposited to cover the Nb edge. b) A similar test
structure after the spacer-forming etch step has been executed. Titanium tungsten
(TiW) is used for contrast enhancement only. c) The complete Nb trilayer junction
stack. The structures of frames a) and b) are formed on plain silicon substrate, while
the structure of frame c) is on thermally oxidized silicon.
we thus have data from resistively shunted SQUID structures as well. From the junction
point of view the wafers differ from each other mainly in terms of oxygen exposure E
used in the tunnel barrier formation. For wafers A,B, and C it applies E ≈ 1.3 kPa-s,
3.5 kPa-s, and 1600 kPa-s, respectively.
3. Electrical characteristics
Room-temperature tunnel resistance data from the three wafers is presented in Fig.
3. For each wafer, the resistance measurement is performed on chips with on-wafer
locations as indicated in Fig. 3(a). From each chip on wafer A we have measured
junctions with 20 different sizes and 3 junctions per size, i.e. altogether 60 junctions
per chip and 360 junctions per wafer. From wafers B and C we have measured junctions
with 18 different sizes per chip and 1 junction per size, i.e., altogether 162 junctions
per wafer. The resistance data as the function of the junction dimension are presented
in Fig. 3(b). The estimated junction sizes including the effects of the lithography and
overetching for each wafer were obtained by fitting the tunnel conductance data with
two free parameters, namely the junction specific resistivity and the size reduction as
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(a) (b)
(c) (d)
Figure 3. (a) The locations of the chips on 150 mm wafer from which the room
temperature resistance data was measured: black small circles correspond to the chips
of wafer A and red-blue large circles the locations on wafers B and C. (b) Junction
resistance as the function of junction dimension, i.e. the side length of the square
shaped junctions. (c) Standard deviation σR for resistances across the wafer normalized
to the median resistance of each junction size. (d) Specific tunnel junction resistivity
plotted as the function of oxygen exposure. The three experimental values are obtained
as fitting parameters from the data of (b), and the solid line is the power-law fit.
compared to the mask. For wafers A,B and C we obtained the fitted size reductions of
(0.29±0.02) µm, (0.52±0.01) µm, and (0.49±0.02) µm, respectively. The data of Fig.
3(b) are already plotted as the function of the expected real size by subtracting this
wafer-level size reduction from the junction dimensions. The difference between wafer
A, and wafers B and C, may be related to the difference in the wiring layer thickness
and related overetching time which was a factor of ∼2 longer for B and C in comparison
to A. The similarity between B and C indicates good reproducibility from wafer to wafer
when the etching parameters are held constant. The error bars represent the statistical
standard error from the least squares fit.
It has been previously observed that room temperature resistance data well predicts
the low-temperature characteristics [5]. Thus it is useful to look at the statistics of the
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resistances that should give an indication on the expected critical current values and
spread. Figure 3(c) shows the standard deviations σR of the junction resistances across
the wafers, scaled to the median value of each junction size. For wafers B and C, σR
is below 2.5% for large junctions with dimensions > 1 µm. For wafer A the deviation
is somewhat larger, <6% for junctions down to the size of 1.7 µm and at a somewhat
elevated level below this. In all wafers the deviation increases with the decreasing
junction size which is readily understood to be due to the increasing uncertainty of
the junction dimension as the smallest junctions have the dimensions comparable to or
smaller than the linewidth reduction. Yet, for all three wafers the standard deviation for
junctions down to the size of 0.4 µm is below 23% across the wafer. Even the smallest
junctions down to the size of approximately 0.2 µm still well follow the dimensional
scaling as apparent in Fig. 3(b) though the deviation increases up to the range of 13%
- 76% depending on the wafer. Furthermore, even though the spread of the smallest
junctions across the wafer is relatively large, it was observed that for all junction sizes
the extremal resistance difference (maxR−minR) / (maxR + minR) within a single
chip on wafer A was below 10% for a great majority of the chips. This is excluding the
few individual junctions falling below the trend as apparent in Fig. 3(b).
The tunnel junction resistivity Rs is plotted as the function of oxygen exposure in
Fig. 3(d). The power-law fit yields the critical exponent of 0.50±0.01. Assuming that
the critical current Ic of the junction is inversely proportional to Rs this is in line with the
empirical data predicting Jc ∝ Eα with α= -0.4 [19] or α = -0.5 [20]. We have previously
obtained an empirical prediction for the critical current density of Nb/AlOx junctions
as Jc = 1.22 mV/Rs [5]. The resistance data thus predicts the critical current densities
of 0.1 kA/cm2, 2.2 kA/cm2 and 3.3 kA/cm2 for the three wafers. This is verified by low-
temperature measurements presented in Fig. 4 showing junction characteristics from
wafers A and C. The quasiparticle branches of the IV curves of the unshunted junctions
verify the basic functionality. The energy gap 2∆ is approximately 3.0 meV as expected
for Nb. Furthermore, there are no excessive subgap leakage currents, though in our
experiments the leakage was as limited by the setup. For the junctions of the low-Jc
wafer A (Figs. 4(a-c)) the currents corresponding to the switching from the zero-voltage
state are 25 µA, 0.50 µA, and 0.004 µA for the three junctions with square dimensions of
4.7 µm, 0.7 µm, and 0.2 µm, respectively. The two largest junctions have critical current
values within 10% as predicted from the room temperature data. Their IcRN products
are 1.4 mV and 1.1 mV, respectively, well in line with the niobium junctions reported
elsewhere [1, 3]. Here RN is the asymptotic normal state resistance of the junction. The
switching current of the smallest junction is strongly suppressed which is not surprising
as the characteristic energy hfp of the quantum fluctuations at the junction plasma
frequency, where h is the Planck constant and fp the plasma frequency, is in this case
several times higher than the Josephson coupling energy Φ0Ic/(2pi) with Φ0 the flux
quantum. In the unshunted junction of the high-Jc wafer C (Fig. 4(d)) with d = 0.6
µm the switching occurs at 10.3 µA yielding the critical current density of 2.9 kA/cm2,
and IcRN ≈1.6 mV. Figure 4 (c) shows a family of IV curves for an externally shunted
Side-wall spacer passivated sub-µm Josephson junction fabrication process 7
Wafer A : , E =1.6 x 106 Pa-s
d = 0.7 µm
Wafer A: E =1.6 x 106 Pa-s
d = 4.7 µm
Wafer A : , E =1.6 x 106 Pa-s
d = 0.2 µm
Wafer C: E =1.3 x 103 Pa-s
Shunted SQUID, d = 0.5 µm
(a) (b) (c)
(e)(d)
Wafer C: E =1.3 x 103 Pa-s
d = 0.6 µm
Wafer A: E =1.6 x 106 Pa-s
d = 4.7 µm(f)
Figure 4. IV data from shunted and unshunted test structures from two different
wafers differing by about 3 orders of magnitude in oxygen exposure used in the tunnel
barrier formation. Wafer identifier and corresponding oxygen exposure E, as well as
the junction dimension d, i.e. the side length of the square-shaped junction are shown
in each frame. Frames (a)-(d) represent current-voltage characteristics of unshunted
junctions. Frame (e) represents a family of current-voltage curves of a shunted dc
SQUID at different flux operating points. In frame (f) the circles depict the magnetic
field dependency of the switching current of an unshunted junction, and the solid line
is a fit to the theory. The cryostat temperature is in the range of 9 - 20 mK for the
data of frames (a)-(c) and (f), about 500 mK for the data of frame (d), and 4.2 K for
the data of frame (e).
dc SQUID with a junction size of d =0.5 µm. The maximum zero-voltage current 2Ic ≈
15 µA yields a critical current density of 3.0 kA/cm2. Thus, also for wafer C the critical
current densities are within 15% as compared to the room temperature prediction, and
the junction quality is basically as expected for Nb technology. Finally, Fig. 4(f) depicts
the switching current of an unshunted junction in the external magnetic field B aligned
with the tunnel barrier. The dependence is of form sinpiΦ/ (piΦ0) as expected with
Φ ≈ 2BλLd the magnetic flux passing through the junction barrier. The fit yields the
London penetration depth of λL ≈ 34 nm. In Fig. 4, the dc SQUID data was measured
at the liquid He temperature of 4.2 K while other devices were measured at sub-Kelvin
temperatures. In terms of observed critical currents the temperature scale is expected
to have a rather minor effect. The effect for Nb at or below T = 4.2 K is about 3% as
predicted from the temperature dependence ∝ tanh (∆/2kBT ) with kB the Boltzmann
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constant [23].
4. Conclusions
We have presented the SWAPS structure which is effective in the precise definition of
superconducting tunnel junctions. The junction characterization measurements yielded
uniform junction data across the wafers indicating that the concept is functional. We
verified successful lateral junction dimension scaling down to 0.2 µm, nearly a factor of
two below the nominal lithography linewidth, and critical current density tunability
in the range of 0.1 - 3 kA/cm2 suggesting potential in various applications. On
top of the junction process we have developed process versions optimized for SQUID
magnetometers and Josephson parametric amplifiers, both of which have been up to
date verified to produce functional devices. The SWAPS scheme differs from most other
junction definition schemes based on optical lithography in the sense that the dielectric
materials typically inherent in junction definition methods [1, 2, 3, 13] are removed from
the device area. This is anticipated to be a benefit especially in sub-Kelvin applications
utilizing the microwave band. In this sense our process resembles e-beam lithography
and liftoff based junction definition schemes in which the junction is contacted over
a smooth edge crossing [24, 25] . The SWAPS structure extends a similar approach
to thicker layers and a wider range of lithography and etching techniques as verified
in our case with niobium trilayers and optical lithography. Finally, we note that the
SWAPS technique can also potentially be utilized in other tunnel junction applications
beyond superconductive electronics. These include, for example, Coulomb blockade
thermometry [26] and magnetic junctions [27]. In principle all devices where cross-line
patterned functional junction can be used could benefit from SWAPS as the method is
not limited to the Nb tri-layer junction of this work.
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